ARM64 Memory Tagging Extension (MTE) Architecture
64-bit Pointer (Register) Tag: 0xA Address: [47:0] TBI (Top-Byte-Ignore) Hardware Tag Check Compare: 0xA == 0xA ? Mode: PR_MTE_TCF_SYNC MTE Tag Storage 4-bit tag per 16B granule Alloc Tag: 0xA HARDWARE TRAP SIGSEGV (SEGV_MTESERR) Physical Memory (16-Byte Granules) Granule #0 Offset +0x00 Tag: 0xA Granule #1 Offset +0x10 Tag: 0xA Adjacent Object Offset +0x20 Tag: 0x7
ALLOWED Step: 0 / 4
Select an MTE scenario above to explore hardware memory safety in action.
Security Insight: ARM64 MTE introduces 4-bit hardware color tags per 16-byte granule, validating pointer validity in silicon.